



## High Power Density Power Management IC Module with On-Chip Inductors

S M Ahsanuzzaman (Ahsan) Aleksandar Prodić David A. Johns

Laboratory for Power Management and Integrated SMPS E. Rogers ECE Department University of Toronto, Canada Zoran Pavlović Ningning Wang Cian O'Mathuna

ICT for Energy Efficiency Tyndall National Institute, University College, Cork, Ireland

October 6, 2014





- **Introduction and Motivation** 
  - ➢ Goal of the collaborative research
- □ High density power management architecture
  - Topology and principle of operation
  - Comparison with conventional architecture
- □ IC implementation with on-chip inductors
  - High density power management modules
  - Experimental Results
- Conclusions





- In a conventional power management solution for portable applications:
  - ➢ As many as 30+ separate dc-dc power supplies
  - Take up to 80% of overall device volume
  - Reactive components consume most of the volume



http://https://www.ifixit.com/Teardown/Nexus+5+Teardown/19016

Nexus 5 Smartphone



- Electroplated copper windings.
- Thin-film, electroplated magnetic core.
- Design optimization process
  - Focus on efficiency and footprint.
  - Coupled to validated models.
- Race-track shape to achieve:
  - good frequency response
  - high inductance density
  - Low DC resistance
- CMOS-compatible process:
  - Copper coils deposited by electroplating
  - Core consists of thin film of NiFe alloy deposited by electroplating



Cross section of a micro-inductor





Micro-inductors fabricated on 4 inch Si wafer



#### Micro-inductor efficiency increases with frequency multi-parameter optimization at 500mA



- Inductors with higher efficiency are smaller in values
  - Require the converter to operate at higher switching frequency
  - Result in significant increase in switching losses





- To reduce the volume consumed by power management modules by:
  - First, developing new power management architecture
    - Reduce size of inductors
    - Increase the efficiency
  - Second, utilize advanced high efficiency on chip inductors
    - Increase power density







#### To reduce the volume consumed by power management modules:





### Principle of Operation







Battery cells

Power Management Module



### Principle of Operation





- By reducing the voltage swing at the switching node, inductor sizes are reduced without:
  - Significantly increasing switching frequency
  - Paying the price in efficiency penalty
- Increased efficiency due to reduction of switching losses

## Practical Implementation (APEC-2013)



Ahsanuzzaman, S.M.; Blackman, J.; McRae, T.; Prodic, A, "A low-volume power management module for portable applications based on a multi-output switched-capacitor circuit," *Applied Power Electronics Conference and Exposition (APEC), 2013 Twenty-Eighth Annual IEEE*, pp.1473,1479, 17-21 March 2013

yndall.





### ☐ Multi-Output SC Front Stage

- Fixed-ratio switched capacitor circuits show high efficiency
- ➢ 2 flying capacitors ( $C_{s1}$  and  $C_{s2}$ ) are used with 6 switches with 50% duty ratio
- Each intermediate capacitor  $(C_{mid1}, C_{mid2}, C_{mid3})$  holds  $1/3^{rd}$  of the battery voltage







- □ 1 V output: Digital processors
- □ 3.3 V output: analog components (i.e. power amplifiers)
- □ 5 V output: USB ports and peripherals





### **Comparison Table**



#### ≻3.3 V buck converter: 50% ripple reduction







#### ≻1 V buck converter: 12% improvement at lighter loads



#### **Efficiency vs. Load Current**





#### ≻MoSC front-end stage shows above 90% operating efficiency



**Efficiency vs. Load Current** 





## High Power Density Power Management IC Module





- Introduced architecture is symmetric and hence, multi-chip implementation allows modular design
- Power stage switches with gate drivers are integrated along with mixed-signal current programmed mode (CPM) compatibility
- On-chip inductors are later packaged together to provide low-volume high density power management solution





IC-Switched Cap Buck (SCB)









#### > ICs can also be connected in parallel to provide higher load current.





# Test Chip (IC-SCB)

- Total Area: 1.5 mm X 2.5 mm
- $\square \quad 0.13 \text{ micron Tech.}$
- □ 1.2V FETs (thin oxide)
- □ 2.5V FETs (thick oxide)







## **Experimental Setups**

#### 2 stacked IC-SCBs are tested for the proper system operation



Specifications	Value	Units		
$f_{sw\_sc}$	580	KHz		
$f_{sw\_buck}$	10	MHz		
V <sub>in</sub>	3	V		
V <sub>out1</sub> , V <sub>out2</sub>	1, 2.5	V		
Buck L,C	100, 10	nΗ, μF		
R <sub>on</sub> Pmos, Nmos	150, 125	$m\Omega$		



### Test Board #1 (discrete inductors)



Tyndall

### Test Board #2 (on-chip inductors)



# IC Packaging with Inductors

#### Bonding picture: 1-IC

- ▶ Inductor (0603) is placed on top of the IC (1.5mm X 2.5mm)
- ➢ 60 QFN Package: 7mm X 7mm



		Target	Turn			Core		
Size	Frequency	Inductance	number	Width	Length	length	Rdc	Eff.
"0603" -								
-2	25 MHz	130 nH	4	686	1728	1150	0.269	89.65



# IC Packaging with Inductors

#### Bonding picture: 2-ICs

- ➢ Inductors (0603) are placed on top of the ICs
- (1.5mm X 2.5mm)
- ➢ 60 QFN Package: 7mm X 7mm





#### Zoomed

		Target	Turn			Core		
Size	Frequency	Inductance	number	Width	Length	length	Rdc	Eff.
"0603" -								
-2	25 MHz	130 nH	4	686	1728	1150	0.269	89.65



















- Tyndall
- □ Introduced a high power density hybrid power management IC where:
  - SC voltage divider allows reducing voltage swings at the switching nodes of the inductor based differentially-connected stages
  - Reduces inductor volume without the need for significantly increasing switching frequency
  - Modular design allows easy adoption for multiple applications
  - Packaging the silicon dies with inductors shows an increased level of on-chip integration of the power management architectures
  - Future work will be focused on designing PMICs with on-chip inductors on the same die





### Acknowledgement

The authors would like to acknowledge **Giovanni Garcea** and **Francesco Carobolante** from **Qualcomm Inc.** for their support and advice throughout the development of the power management modules.

We would also like to acknowledge **Ken Rodgers** and **Finbarr Waldron** from Packaging Group - **Tyndall** National Institute for package assembly and **Enterprise Ireland** for funding the inductor development.

## Thank You